

Fig. 1

WO 99/66633




Fig. 2




Fig. 3

WO 99/66633



Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16




Fig. 17




Fig. 18

280	282	284	286	288	290
AA	BB	CC	DD	EE	
01	B1	1	EEPROM	0x00	
02	B2	1	RAM	0x00	
03	B3	2	EEPROM	0x01	
04	B4	2	RAM	0x01	
...	
...	
32	B32	1	ROM	0x00	
33	B33	1	ROM	0x01	
...	

Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24